

What is claimed is:

1           1. A method of fabricating a metal-insulator-metal (MIM) capacitor structure  
2     in an integrated circuit, the method comprising:

3                 (a) fabricating first and second legs of MIM capacitor structure in an  
4     integrated circuit, the first and second legs extending generally parallel to one  
5     another and defining a channel therebetween, each leg including top and  
6     bottom electrodes, an insulator layer interposed between the top and bottom  
7     electrodes, and a sidewall that faces the channel; and

8                 (b) fabricating a sidewall spacer extending along the channel, the  
9     sidewall spacer including a conductive layer and a dielectric layer interposed  
10    between the conductive layer and the sidewall of the first leg, wherein the  
11    conductive layer of the sidewall spacer is physically separated from the top  
12    electrode.

1           2. The method of claim 1, wherein fabricating the first and second legs  
2     includes fabricating the bottom electrode for the first leg by depositing titanium  
3     nitride.

1           3. The method of claim 2, wherein fabricating the bottom electrode for the  
2     first leg includes:

3                 (a) fabricating an interconnect layer upon which the titanium nitride is  
4     deposited; and

5                 (b) patterning the interconnect layer and titanium nitride to define the  
6     bottom electrode.

1           4. The method of claim 3, wherein fabricating the bottom electrode for the  
2     first leg further comprises ammonia plasma treating a surface of the titanium nitride to  
3     improve the surface barrier characteristic to oxygen.

1           5. The method of claim 1, wherein fabricating the first and second legs  
2 includes fabricating the insulator layer for the first leg, including depositing high  
3 dielectric constant material over the bottom electrode of the first leg.

1           6. The method of claim 5, further comprising annealing the bottom electrode  
2 for the first leg prior to fabricating the insulator layer for the first leg.

1           7. The method of claim 6, wherein fabricating the sidewall spacer comprises  
2 depositing high dielectric constant material over the sidewall of the first leg.

1           8. The method of claim 7, wherein depositing the high dielectric constant  
2 material over the bottom electrode of the first leg, and depositing the high dielectric  
3 constant material over the sidewall of the first leg, are performed concurrently.

1           9. The method of claim 8, wherein the high dielectric constant material  
2 deposited over the bottom electrode and sidewall of the first leg comprises tantalum  
3 pentoxide.

1           10. The method of claim 8, wherein fabricating the first and second legs  
2 further includes fabricating the top electrode for the first leg by depositing a  
3 conductive material over the insulator layer of the first leg, and wherein fabricating  
4 the sidewall spacer comprises fabricating the conductive layer for the sidewall spacer  
5 by depositing a conductive material over the dielectric layer for the sidewall spacer  
6 concurrently with depositing the conductive material over the insulator layer of the  
7 first leg.

1           11. The method of claim 10, wherein fabricating the first and second legs  
2 further includes patterning the top electrode and insulator layers of the first leg, and  
3 wherein fabricating the sidewall spacer includes physically separating a portion of the  
4 conductive layer in the channel from the top electrode of the first leg.

1           13. The method of claim 12, wherein the anisotropic etching operation  
2       includes:

(b) etching through the resist layer at a first rate until reaching a first point proximate an interface between the top electrode the insulator layer of the first leg; and

8 (c) etching through the resist layer at a second rate that is slower than  
9 the first rate until reaching a second point proximate the bottom electrode of  
10 the first leg.

1           14. The method of claim 13, wherein the bottom electrode includes an etch  
2 stop layer, wherein etching through the resist layer at the second rate is performed  
3 until reaching a second point proximate the etch stop layer.

1           15. The method of claim 7, wherein depositing the high dielectric constant  
2   material over the bottom electrode of the first leg, and depositing the high dielectric  
3   constant material over the sidewall of the first leg, are performed using metal organic  
4   chemical vapor deposition (MOCVD).

1           16. The method of claim 1, wherein the MIM capacitor structure includes a  
2   serpentine pattern including a plurality of legs arranged in a generally parallel  
3   relationship.

1            17. The method of claim 1, wherein the serpentine pattern comprises a  
2            positive serpentine pattern.

1           18. The method of claim 1, wherein the serpentine pattern comprises a  
2 negative serpentine pattern.

1           19. The method of claim 18, wherein the serpentine pattern additionally  
2 comprises a positive serpentine pattern, wherein the positive and negative serpentine  
3 patterns are interleaved.

09973640-1000001

1           20. A metal-insulator-metal (MIM) capacitor structure for use in an integrated  
2 circuit, the MIM capacitor structure comprising:

3                   (a) first and second legs extending generally parallel to one another  
4                   and defining a channel therebetween, each leg including top and bottom  
5                   electrodes, an insulator layer interposed between the top and bottom  
6                   electrodes, and a sidewall that faces the channel; and

7                   (b) a sidewall spacer extending along the channel, the sidewall spacer  
8                   including a conductive layer and a dielectric insulator layer interposed between  
9                   the conductive layer and the sidewall of the first leg, wherein the conductive  
10                  layer of the sidewall spacer is physically separated from the top electrode.

1           21. The MIM capacitor structure of claim 20, wherein the bottom electrode  
2 for the first leg comprises titanium nitride.

1           22. The MIM capacitor structure of claim 21, wherein the bottom electrode  
2 for the first leg further includes an interconnect layer upon which the titanium nitride  
3 is deposited.

1           23. The MIM capacitor structure of claim 22, wherein the titanium nitride  
2 includes an ammonia plasma treated surface.

1           24. The MIM capacitor structure of claim 21, wherein the insulator layer for  
2 the first leg, and the dielectric layer in the sidewall spacer, each comprise a high  
3 dielectric constant material.

1           25. The MIM capacitor structure of claim 24, wherein the high dielectric  
2 constant material in the insulator layer for the first leg and the dielectric layer in the  
3 sidewall spacer is tantalum pentoxide.

1           26. The MIM capacitor structure of claim 24, wherein the top electrode for the  
2 first leg includes titanium nitride.

1           27. The MIM capacitor structure of claim 20, wherein the first and second  
2 legs are defined within a serpentine pattern.

1           28. The MIM capacitor structure of claim 20, wherein the serpentine pattern  
2 comprises at least one of a positive serpentine pattern and a negative serpentine  
3 pattern.

1           29. The MIM capacitor structure of claim 28, wherein the serpentine pattern  
2 comprises a positive serpentine pattern interleaved with a negative serpentine pattern.

69973640 100001

1           30. A method of fabricating a metal-insulator-metal (MIM) capacitor structure  
2 in an integrated circuit, the method comprising:

3                   (a) forming first and second bottom electrodes in an integrated circuit,  
4 the first and second electrodes extending generally parallel to one another and  
5 defining a channel therebetween;

6                   (b) depositing an insulator layer over the first and second bottom  
7 electrodes and in the channel;

8                   (c) depositing a conductive layer over the insulator layer; and

9                   (d) etching the deposited conductive and insulator layers to define first  
10 and second top electrodes opposing the first and second bottom electrodes, and  
11 to physically separate a portion of the conductive layer in the channel.

1           31. The method of claim 30, wherein forming the first and second bottom  
2 electrodes comprises:

3                   (a) forming an interconnect layer in the integrated circuit;

4                   (b) depositing an anti-reflective coating (ARC) layer over the  
5 interconnect layer; and

6                   (c) concurrently patterning the interconnect and ARC layers to form  
7 the first and second bottom electrodes.

1           32. The method of claim 31, wherein the interconnect layer comprises  
2 aluminum, copper or a combination thereof, and wherein the ARC layer comprises  
3 titanium nitride.

1           33. The method of claim 32, wherein depositing the insulator layer over the  
2 first and second bottom electrodes and in the channel comprises depositing tantalum  
3 pentoxide.

1           34. The method of claim 33, further comprising ammonia plasma treating the  
2 ARC layer prior to depositing the insulator layer.

1           35. The method of claim 34, further comprising annealing the first and second  
2 bottom electrodes prior to depositing the insulator layer.

1           36. The method of claim 30, wherein etching the deposited conductive and  
2 insulator layers comprises etching the deposited conductive and insulator layers  
3 anisotropically.

1           37. The method of claim 36, wherein etching the deposited conductive and  
2 insulator layers includes:

- 3                   (a) patterning a resist layer;  
4                   (b) etching through the resist layer at a first rate until reaching a first  
5 point proximate an interface between the conductive and insulator layers; and  
6                   (c) etching through the resist layer at a second rate that is slower than  
7 the first rate until reaching a second point proximate the first and second  
8 bottom electrodes.

1           38. The method of claim 37, wherein through the resist layer at the first rate  
2 includes etching at the first rate for a first period of time, and wherein etching through  
3 the resist layer at the second rate includes:

- 4                   (a) etching at the second rate until detecting an endpoint associated  
5 with the interface between the conductive and insulator layers; and  
6                   (b) thereafter etching at the second rate for a second period of time.

05973640-100504



1           39. A method of fabricating a metal-insulator-metal (MIM) capacitor structure  
2 in an integrated circuit, the method comprising ammonia plasma treating a surface of  
3 a bottom electrode of the MIM capacitor structure prior to depositing an insulator  
4 layer over the bottom electrode to improve the surface barrier characteristic to oxygen.

1           40. The method of claim 39, wherein the bottom electrode comprises titanium  
2 nitride disposed at the surface of the bottom electrode.

1           41. The method of claim 40, wherein the insulator layer comprises tantalum  
2 pentoxide.

1           42. The method of claim 40, wherein ammonia plasma treating comprises  
2 bombarding the titanium nitride surface with nitrogen ions to inhibit oxidation of the  
3 titanium nitride surface.

1           43. The method of claim 40, wherein ammonia plasma treating is performed  
2 in a plasma enhanced chemical vapor deposition tool.

1           44. The method of claim 43, wherein ammonia plasma treating is performed  
2 in an atmosphere comprising ammonia and an inert gas.

1           45. The method of claim 44, wherein ammonia plasma treating is performed  
2 in an atmosphere having a pressure of about 10 milliTorr to about 10 Torr and a  
3 bottom electrode temperature of about 300 to about 500 °C.

1           46. The method of claim 43, wherein ammonia plasma treating includes  
2 applying RF power including up to about 50 % low frequency RF power.

1           47. A metal-insulator-metal (MIM) capacitor structure for use in an integrated  
2 circuit, the MIM capacitor structure comprising:

3                   (a) top and bottom electrodes, wherein the bottom electrode includes  
4 an ammonia plasma treated surface; and

5                   (b) an insulator layer interposed between the top electrode and the  
6 ammonia plasma treated surface of the bottom electrode.

1           48. The MIM capacitor structure of claim 47, wherein the ammonia plasma  
2 treated surface comprises titanium nitride.

1           49. The MIM capacitor structure of claim 48, wherein the insulator layer  
2 comprises tantalum pentoxide.

1           50. The MIM capacitor structure of claim 48, wherein the ammonia plasma  
2 treated surface is substantially free of titanium oxide as a result of bombardment of  
3 the ammonia plasma treated surface with nitrogen ions.

05973640-1000001

1           51. A method of fabricating a metal-insulator-metal (MIM) capacitor structure  
2 in an integrated circuit, the method comprising:

3                   (a) patterning a resist layer that covers a MIM capacitor structure to  
4 define a top electrode, the MIM capacitor structure including an etch stop  
5 layer, a dielectric layer overlaying the etch stop layer, and a conductive layer  
6 overlaying the dielectric layer;

7                   (b) etching the MIM capacitor structure through the resist layer at a  
8 first rate until reaching a first point proximate an interface between the  
9 conductive and dielectric layers; and

10                  (c) etching the MIM capacitor structure through the resist layer at a  
11 second rate that is slower than the first rate until reaching a second point  
12 proximate the etch stop layer.

1           52. The method of claim 51, wherein the conductive layer and the etch stop  
2 layer each comprise titanium nitride.

1           53. The method of claim 52, wherein the dielectric layer comprises tantalum  
2 pentoxide.

1           54. The method of claim 51, wherein the etch stop layer is disposed on a  
2 bottom electrode defined for the MIM capacitor structure.

1           55. The method of claim 54, wherein etching the MIM capacitor structure at  
2 the first and second rates is performed using etching chemistry that includes at least  
3 one chlorine containing compound, wherein the bottom electrode further comprises  
4 aluminum, and wherein the etch stop layer is configured to prevent exposure of the  
5 aluminum in the bottom electrode to the etching chemistry.

1           56. The method of claim 54, wherein patterning the resist layer includes  
2 defining a pattern in the resist layer via photolithography, wherein the etch stop layer

3 is further configured as an anti-reflective coating for the bottom electrode to inhibit  
4 reflections when defining the pattern in the resist layer.

1 57. The method of claim 54, wherein the conductive layer comprises about  
2 300 nm of titanium nitride, wherein the etch stop layer comprises about 30 nm of  
3 titanium nitride, wherein the first rate comprises about 300 to about 400 nm/minute,  
4 and wherein the second rate comprises about 50 to about 100 nm/minute.

1 58. The method of claim 54, wherein the bottom electrode comprises first and  
2 second legs extending generally parallel to one another and defining a channel  
3 therebetween, each leg including a sidewall that faces the channel, wherein the  
4 dielectric layer overlays the sidewall of each leg of the bottom electrode, and wherein  
5 the conductive layer overlays the dielectric layer that overlays the sidewall of each leg  
6 of the bottom electrode, and wherein etching at the first and second rates each  
7 comprise anisotropically etching such that subsequent to etching at the first and  
8 second rates a sidewall spacer extends along the channel, the sidewall spacer  
9 comprising that portion of the conductive layer and the dielectric layer that overlay the  
10 sidewall subsequent to etching at the first and second rates.

1 59. The method of claim 51, wherein etching the MIM capacitor structure  
2 through the resist layer at the first rate includes etching the MIM capacitor structure at  
3 the first rate for a first period of time, and wherein etching the MIM capacitor  
4 structure through the resist layer at the second rate includes:

5 (a) etching the MIM capacitor structure at the second rate until  
6 detecting an endpoint associated with the interface between the conductive and  
7 dielectric layers; and

8 (b) thereafter etching the MIM capacitor structure at the second rate  
9 for a second period of time.

1 60. The method of claim 59, wherein the first period of time is empirically  
2 selected to etch about 70 % of the conductive layer.

3 (b) calculating the second period of time from the third period of time.

3 time.